# Lecture 16: Scheduling the Graphics Pipeline on a GPU

Visual Computing Systems Stanford CS348K, Fall 2018

## Today

- **Real-time 3D graphics workload metrics**
- Scheduling the graphics pipeline on a modern GPU

## GPU: heterogeneous parallel processor



about this scheduler

## **Graphics workload metrics**

# Key 3D graphics workload metrics

### **Data amplification from stage to stage**

- Average triangle size (amplification in rasterizer: 1 triangle -> N pixels)
- **Expansion during primitive processing (if enabled)**
- **Tessellation factor (if tessellation enabled)**

### [Vertex/fragment/geometry] shader cost

- How many instructions?
- **Ratio of math to data access instructions?**
- Scene depth complexity
  - **Determines number of depth and color buffer writes**

## Let's consider different workloads

### Average triangle size











### **Triangle size** (data from 2010)



[source: NVIDIA]



## Low geometric detail

Credit: Pro Evolution Soccer 2010 (Konami)

## Surface tessellation

Procedurally generate fine triangle mesh from coarse mesh representation



[image credit: Loop et al. 2009]

### Stanford CS348K, Fall 2018

### Post-Tessellation (fine) geometry



## Scene depth complexity



### **Rough approximation:** TA = SD

- T = # triangles
- A = average triangle area
- S = pixels on screen
- D = average depth complexity

Amount of data generated (size of stream between consecutive stages)

### **Compact geometric model**

**High-resolution** 

(post tessellation)

mesh

**Coarse Vertices** 

**Coarse Primitives** 

**Fine Vertices** 

**Fine Primitives** 

**Fragments** 

Fragments

Pixels 1 in / 0 or 1 out

"Diamond" structure of graphics workload

> Intermediate data streams tend to be larger than scene inputs or image output

> > Frame buffer pixels



## **Graphics pipeline workload changes** dramatically across draw commands

- **Triangle size is scene and frame dependent** 
  - Move far away from an object, triangles get smaller
  - Vary within a frame (characters are usually higher resolution meshes than buildings)
- Varying complexity of materials, different number of lights illuminating surfaces
  - No such thing as a "canonical" shader
  - Tens to a few hundreds of instructions per shader
- **Stages can be disabled** 
  - **Depth-only rendering = NULL fragment shader**
  - **Post-processing effects = no vertex work**
- Thousands of state changes and draw calls per frame

**Example: rendering a "depth map" requires** vertex shading but no fragment shading



# Parallelizing the graphics pipeline

Adopted from slides by Kurt Akeley and Pat Hanrahan (Stanford CS448 Spring 2007)

## GPU: heterogeneous parallel processor



about this scheduler

### **Reminder: requirements + workload challenges**

- **Pipeline accepts sequence of commands** 
  - Draw commands
  - State modification commands
- Processing commands has sequential semantics
  - Effects of command A must be visible before those of command B
- **Relative cost of pipeline stages changes frequently and unpredictably** (e.g., due to changing triangle size, rendering mode)
- **Ample opportunities for parallelism** 
  - Many triangles, vertices, fragments, etc.

## Simplified pipeline

For now: just consider all geometry processing work (vertex/primitive processing, tessellation, etc.) as "geometry" processing.

(I'm drawing the pipeline this way to match tonight's suggested readings)

![](_page_16_Figure_3.jpeg)

## Simple parallelization (pipeline parallelism)

# Separate hardware unit is responsible for executing work in each stage

What is my maximum speedup?

![](_page_17_Figure_3.jpeg)

## A cartoon GPU:

### Assume we have four separate processing pipelines Leverages data-parallelism present in rendering computation

![](_page_18_Figure_2.jpeg)

## More realistic GPU

- A set of programmable cores (run vertex and fragment shader programs)
- Hardware for rasterization, texture mapping, and frame-buffer access

![](_page_19_Figure_3.jpeg)

### gment shader programs) d frame-buffer access

## Molnar's sorting taxonomy

Implementations characterized by where communication occurs in pipeline

![](_page_20_Figure_2.jpeg)

### Note: The term "sort" can be misleading for some. It may be helpful to instead consider the term "distribution" rather than sort. The implementations are characterized by how and when they redistribute work onto processors. \*

\* The origin of the term sort was from "A Characterization of Ten Hidden-Surface Algorithms". Sutherland et al. 1974

## Sort first

## Sort first

![](_page_22_Figure_1.jpeg)

Assign each replicated pipeline responsibility for a region of the output image Do minimal amount of work (compute screen-space vertex positions of triangle) to determine which region(s) each input primitive overlaps

### **Sort first work partitioning** (partition the primitives to parallel units based on screen overlap)

![](_page_23_Picture_1.jpeg)

## Sort first

![](_page_24_Figure_1.jpeg)

- Good:
  - Simple parallelization: just replicate rendering pipeline and operate independently in screen regions (order maintained in each)
  - More parallelism = more performance
  - Small amount of sync/communication (communicate original triangles)
  - Early fine occlusion cull ("early z") just as easy as single pipeline

## Sort first

![](_page_25_Figure_1.jpeg)

### ■ Bad:

- Potential for workload imbalance (one part of screen contains most of scene)
- Extra cost of triangle "pre-transformation" (needed to sort)
- "Tile spread": as screen tiles get smaller, primitives cover more tiles (duplicate geometry processing across multiple parallel pipelines)

### reen contains most of scene) ed to sort) res cover more tiles parallel pipelines)

## Sort first examples

### WireGL/Chromium\* (parallel rendering with a cluster of GPUs)

- "Front-end" node sorts primitives to machines
- Each GPU is a full rendering pipeline (responsible for part of screen)

### **Pixar's RenderMan**

- **Multi-core software renderer**
- Sort surfaces into screen tiles prior to tessellation

\* Chromium can also be configured as a sort-last image composition system

![](_page_26_Picture_9.jpeg)

![](_page_26_Picture_11.jpeg)

# Sort middle

![](_page_28_Figure_0.jpeg)

**Distribute primitives to pipelines (e.g., round-robin distribution)** Assign each <u>rasterizer</u> a region of the render target Sort after geometry processing based on screen space projection of primitive vertices

## Interleaved mapping of screen

- Decrease chance of one rasterizer processing most of scene
- Most triangles overlap multiple screen regions (often overlap all)

![](_page_29_Picture_3.jpeg)

![](_page_29_Picture_4.jpeg)

**Interleaved mapping** 

### ng most of scene ions (often overlap all)

### **Tiled mapping**

## Fragment interleaving in NVIDIA Fermi

![](_page_30_Figure_1.jpeg)

**Question 1: what are the benefits/weaknesses of each interleaving? Question 2: notice anything interesting about these patterns?** 

[Image source: NVIDIA]

### **Coarse granularity interleaving**

## Sort middle interleaved

![](_page_31_Figure_1.jpeg)

### Good:

- Workload balance: both for geometry work AND onto rasterizers (due to interleaving)
- Does not duplicate geometry processing for each overlapped screen region

### o rasterizers (due to interleaving) erlapped screen region

## Sort middle interleaved

![](_page_32_Figure_1.jpeg)

- **Bad**:
  - **Bandwidth scaling: sort is implemented as a broadcast** (each triangle goes to many/all rasterizers because of interleaved screen mapping)
  - If tessellation is enabled, must communicate many more primitives than sort first
  - **Duplicated per triangle work across rasterizers**

## SGI RealityEngine

[Akeley 93]

### Sort-middle interleaved design

![](_page_33_Figure_3.jpeg)

### Sort-middle tiled (a.k.a. "chunking", "bucketing", "binning") **Step 1: sort triangles into bins**

- One bin per "tile" of screen
- Core runs vertex processing, computes 2D triangle/screen-tile overlap, inserts triangle into appropriate bin(s)

![](_page_34_Figure_3.jpeg)

### After processing first five triangles:

Bin 1 list: 1,2,3,4

**Bin 2 list: 4,5** 

3 Bin 1 1 2	4 Bin 2 5	Bin 3	Bir
Bin 5	Bin 6	Bin 7	Bir
Bin 9	Bin 10	Bin 11	Bin

![](_page_34_Figure_9.jpeg)

## Sort-middle interleaved vs. binning

![](_page_35_Figure_1.jpeg)

![](_page_35_Picture_2.jpeg)

![](_page_35_Figure_3.jpeg)

### Interleaved (static) assignment of screen tiles to processors

### **Assignment to bins**

List of bins is a work queue. Bins are dynamically assigned to processors.
# Step 2: per-tile processing

**Cores process bins in parallel performing rasterization fragment** shading and frame buffer update

- While there are more bins to process:
  - Assign bin to available core
  - For all triangles:
    - Rasterize
    - **Fragment shade**
    - **Depth test**
    - **Update frame buffer**

#### List of triangles in bin:



#### render target

# What should the screen size of the bins be?

- Small enough for a tile of the color buffer and depth buffer (potentially supersampled) to fit in a shader processor core's on-chip storage (i.e., cache)
- Tile sizes in range 16x16 to 64x64 pixels are common
- ARM Mali GPU: commonly uses 16x16 pixel tiles









# Tiled rendering "sorts" the scene in 2D space to enable efficient color/depth buffer access



**Q.** Why doesn't the renderer need to read color or depth buffer from memory? Q. Why doesn't the renderer need to write depth buffer in memory? \*

\* Assuming application does not need depth buffer for other purposes.

This sample updated three times, but may have fallen out of cache in between accesses

### Now consider step 2 of a tiled renderer:

Initialize Z and color buffer for tile for all triangles in tile: for all each fragment: shade fragment update depth/color write color tile to final image buffer

# Sort middle tiled (chunked)

### Good:

- Good load balance (distribute many buckets onto rasterizers)
- Low bandwidth requirements (why? when?)
- Challenge: "bucketing" sort has low contention (assuming each triangle only touches a small number of buckets), but there still is contention
- **Recent examples:** 
  - Many mobile GPUs: Imagination PowerVR, **ARM Mali, Qualcomm Adreno**
  - Parallel software rasterizers
    - Intel Larrabee software rasterizer
    - **NVIDIA CUDA software rasterizer**

# Sort last

# Sort last fragment



Distribute primitives to top of pipelines (e.g., round robin) Sort after fragment processing based on (x,y) position of fragment

# Sort last fragment



#### Good:

- No redundant geometry processing or rasterizeration (but early z-cull is a problem)
- **Point-to-point communication during sort**
- Interleaved pixel mapping results in good workload balance for frame-buffer ops

# Sort last fragment



#### ■ Bad:

- Pipelines may stall due to primitives of varying size (due to order requirement)
- Bandwidth scaling: many more fragments than triangles
- Hard to implement early occlusion cull (more bandwidth challenges)

### size (due to order requirement) triangles ndwidth challenges)

# Sort last image composition



### Each pipeline renders some fraction of the geometry in the scene Combine the color buffers, according to depth into the final image

# Sort last image composition







Z comp



#### Other combiners possible

# Sort last image composition

- Breaks graphics pipeline architecture abstraction: cannot maintain pipeline's sequential semantics
- Simple implementation: N separate rendering pipelines
  - Can use off-the-shelf GPUs to build a massive rendering system
  - Coarse-grained communication (image buffers)
- Similar load imbalance problems as sort-last fragment
- Under high depth complexity, bandwidth requirement is lower than sort last fragment
  - Communicate final pixels, not all fragments

# **Recall: modern OpenGL 4 / Direct3D 11 pipeline**

**Five programmable stages** 

**Coarse Vertices** 

**Fine Vertices** 

**Fine Primitives** 

**Fragments** 

Pixels 1 in / 0 or 1 out



### Modern GPU: programmable parts of pipeline virtualized on pool of programmable cores



Hardware is a <u>heterogeneous</u> collection of resources (programmable and non-programmable)

**Programmable resources are time-shared by vertex/primitive/fragment processing work** Must keep programmable cores busy: sort everywhere Hardware work distributor assigns work to cores (based on contents of inter-stage queues)



# **Sort everywhere** (How modern high-end GPUs are scheduled)

# Sort everywhere



**Distribute primitives to top of pipelines Redistribute after geometry processing (e.g, round robin)** Sort after fragment processing based on (x,y) position of fragment

# Implementing sort everywhere

(Challenge: rebalancing work at multiple places in the graphics pipeline to achieve efficient parallel execution, while maintaining triangle draw order)

# Starting state: draw commands enqueued for pipeline



#### Input: three triangles to draw

(fragments to be generated for each triangle by rasterization are shown below)



# Assume batch size is 2 for assignment to rasterizers.



### After geometry processing, first two processed triangles assigned to rast 0 **Input: Draw T3** Geometry Draw 11 ----Draw 12 ----1 2 3 Draw 1 2**T2 T1** Assume batch size is 2 for **Rasterizer 0 Rasterizer 1** assignment to rasterizers. **Frag Processing 0 Frag Processing 1** 0 Frame-buffer 0 **Frame-buffer 1**





# Assign next triangle to rast 1 (round robin policy, batch size = 2)





#### Input:





Interleaved render target

## Rast 0 and rast 1 can process T1 and T3 simultaneously

(Shaded fragments enqueued in fram<u>e-buffe</u>r unit input queues)



#### Input:





### FB 0 and FB 1 can simultaneously process fragments from rast 0

(Notice updates to frame buffer)



#### Input:





Interleaved render target

# Fragments from T3 cannot be processed yet. Why?



#### Input:





Interleaved render target

### Rast 0 processes T2

(Shaded fragments enqueued in fram<u>e-buffe</u>r unit input queues)



#### Input:





Interleaved render target

### Rast 0 broadcasts 'next' token to all frame-buffer units



#### Input:





Interleaved render target

## FB 0 and FB 1 can simultaneously process fragments from rast 0

(Notice updates to frame buffer)



#### Input:



0	1					
1	0		T1,1			
		T1,2	T1,3			
			T1,4	T2,1		
				T2,2	T2,3	
					T2,4	
			4			

Interleaved render target

# Switch token reached: frame-buffer units start processing input from rast 1



#### **Input:**



0	1					
1	0		T1,1			
		T1,2	T1,3			
			T1,4	T2,1		
				T2,2	T2,3	
					T2,4	
			4			

Interleaved render target

### FB 0 and FB 1 can simultaneously process fragments from rast 1

(Notice updates to frame buffer)



#### Input:



0	1					
1	0		T1,1			
		T1,2	T1,3	T3,1	T3,2	_
			T1,4	T2,1	T3,3	In
				T2,2	T2,3	re
					T2,4	
						•

Interleaved render target

# Extending to parallel geometry units



### Starting state: commands enqueued

#### Input:



# Assume batch size is 2 for assignment to geom units and to rasterizers.



Interleaved render target

## **Distribute triangles to geom units round-robin (batches of 2)**









### Geom 0 and geom 1 process triangles in parallel (Results after T1 processed are shown. Note big triangle T1 broken into multiple work items. [Eldridge et al.])



Input:





### Geom 0 and geom 1 process triangles in parallel (Triangles enqueued in rast input queues. Note big triangles broken into multiple work items. [Eldridge et al.])









# Geom 0 broadcasts 'next' token to rasterizers



![](_page_68_Figure_2.jpeg)

![](_page_68_Figure_3.jpeg)

![](_page_68_Figure_4.jpeg)

# Rast 0 and rast 1 process triangles from geom 0 in parallel (Shaded fragments enqueued in frame-buffer unit input queues)

![](_page_69_Figure_1.jpeg)

![](_page_69_Figure_2.jpeg)

![](_page_69_Figure_3.jpeg)

![](_page_69_Figure_4.jpeg)

### Rast O broadcasts 'next' token to FB units (end of geom 0, rast 0)

![](_page_70_Figure_1.jpeg)

![](_page_70_Figure_2.jpeg)

![](_page_70_Figure_3.jpeg)

# Frame-buffer units process frags from (geom 0, rast 0) in parallel (Notice updates to frame buffer)

![](_page_71_Figure_1.jpeg)

![](_page_71_Figure_2.jpeg)

![](_page_71_Figure_3.jpeg)

![](_page_71_Figure_4.jpeg)

Interleaved render target
### "End of rast 0" token reached by FB: FB units start processing input from rast 1 (fragments from geom 0, rast 1) Distrib Input: Draw 1 **Geometry 0 Geometry 1** Draw 12 Draw 13 Next T3,b Switch Switch **T**3,a **T4** Draw 14 ----1 2 **Rasterizer 0 Rasterizer 1** Frag Processing 0 **Frag Processing 1 T**2,4 T2,3 0 1 **T**2,2 T2,' T1,7 T1,6 **T1,1** T1,2 T1,3 Frame-buffer 0 **Frame-buffer 1** T1,4 T1,5







Interleaved render target

# "End of geom 0" token reached by rast units: rast units start processing input from geom 1 (note "end of geom 0, rast 1" token sent to rast input queues)



Input:





Interleaved render target

## **Rast 0 processes triangles from geom 1**

(Note Rast 1 has work to do, but cannot make progress because its output queues are full)



Input:





Interleaved render target

## Rast 0 broadcasts "end of geom 1, rast 0" token to frame-buffer units







Interleaved render target

### Frame-buffer units process frags from (geom 0, rast 1) in parallel (Notice updates to frame buffer. Also notice rast 1 can now make progress since space has become available)

















## Frame-buffer units process frags from (geom 1, rast 0) in parallel









### Switch token reached by FB: FB units start processing input from (geom 1, rast 1) Distrib Input: Draw 11 **Geometry 0 Geometry 1** Draw 12 -Draw T3 Draw 14 ----1 2 **Rasterizer 1 Rasterizer 0** Frag Processing 0 **Frag Processing 1** T3,1 T3,2 T3,3 T3,4 0 T4,1 T4,2 T1,1 T3,5 T2,1 T2,2 T2,3 T2,4 T1,2 T1,3 Frame-buffer 0 **Frame-buffer 1** T1,4 T1,5 T1,6 T1,7





## Frame-buffer units process frags from (geom 1, rast 1) in parallel









Interleaved render target

# Parallel scheduling with data amplification

# Geometry amplification

- Consider examples of one-to-many stage behavior during geometry processing in the graphics pipeline:
  - Clipping amplifies geometry (clipping can result in multiple output primitives)
  - Tessellation: pipeline permits thousands of vertices to be generated from a single base primitive (challenging to maintain highly parallel execution)
  - Primitive processing ("geometry shader") outputs up to 1024 floats worth of vertices per input primitive

## Thought experiment



### Assume round-robin distribution of eight primitives to geometry pipelines, one rasterizer unit.

## **Consider case of large amplification when processing T1**



Result: one geometry unit (the one producing outputs from T1) is feeding the entire downstream pipeline Serialization of geometry processing: other geometry units are stalled because their output queues are full (they cannot be drained until all work from T1 is completed)

- Underutilization of rest of chip: unlikely that one geometry producer is fast enough to produce pipeline work at a rate that fills resources of rest of GPU.

## Thought experiment: design a scheduling strategy for this case



- 1. Design a solution that is performant when the expected amount of data amplification is low?
- 2. Design a solution this is performant when the expected amount of data amplification is high
- 3. What about a solution that works well for both?

The <u>ideal solution</u> always executes with maximum parallelism (no stalls), and with maximal locality (units read and write to fixed size, on-chip inter-stage buffers), and (of course) preserves order.

# Implementation 1: fixed on-chip storage



Approach 1: make on-chip buffers big enough to handle common cases, but tolerate stalls

- Run fast for low amplification (never move output queue data off chip)
- Run very slow under high amplification (serialization of processing due to blocked units). Bad performance cliff.

cases, but tolerate stalls off chip) sing due to blocked units). Bad

## Implementation 2: worst-case allocation



Approach 2: never block geometry unit: allocate worst-case space in off-chip buffers (stored in DRAM) Run slower for low amplification (data goes off chip then read back in by rasterizers) No performance cliff for high amplification (still maximum parallelism, data still goes off chip) What is overall worst-case buffer allocation if the four geometry units above are Direct3D 11

- geometry shaders?

# Implementation 3: hybrid



Hybrid approach: allocate output buffers on chip, but spill to off-chip, worst-case size buffers under high amplification

- Run fast for low amplification (high parallelism, no memory traffic)
- Less of performance cliff for high amplification (high parallelism, but incurs more memory traffic)

# **NVIDIA GPU implementation**

**Optionally resort work after "Hull" shader stage (since amplification factor known)** 

## Fermi GF100 Logical Pipeline

### **Task Distributor**

- Task  $\approx$  Hull Shader output
  - Control points + LOD
  - Pre-expansion

### Distribute tasks

- Expand patch into primitives
- Optional GS
- Reduced buffering





ROP	ROP
FB	FB