Lecture 8: Efficiently Evaluating Deep Networks

Visual Computing Systems Stanford CS348K, Fall 2018

Today

- We will discuss the workload created by need to <u>evaluate</u> deep neural networks (performing "inference") on image datasets
- We will focus on the parallelism challenges of <u>training</u> deep networks next time



Example: rectified linear unit (ReLU) f(x) = max(0, x)



Deep neural network: topology





Fully connected layer

Recall image convolution (3x3 conv)

Inputs

int WIDTH = 1024; int HEIGHT = 1024; float input[(WIDTH+2) * (HEIGHT+2)]; float output[WIDTH * HEIGHT];

float weights[] = {1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9;

```
for (int j=0; j<HEIGHT; j++) {</pre>
  for (int i=0; i<WIDTH; i++) {</pre>
    float tmp = 0.f;
    for (int jj=0; jj<3; jj++)</pre>
      for (int ii=0; ii<3; ii++)</pre>
                                                a.k.a. one iteration of ii loop)
         tmp += input[(j+jj)*(WIDTH+2)
                                            + (i+ii)] * weights[jj*3 + ii];
    output[j*WIDTH + i] = tmp;
}
```



Inputs



Convolutional layer: locally connected AND all units in layer share the same parameters (same weights + same bias): (note: network illustration above only shows links for a 1D conv:

Strided 3x3 convolution

int WIDTH = 1024; int HEIGHT = 1024; int STRIDE = 2; float input[(WIDTH+2) * (HEIGHT+2)]; float output[(WIDTH/STRIDE) * (HEIGHT/STRIDE)];

```
float weights[] = \{1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          1.0/9, 1.0/9, 1.0/9,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1.0/9, 1.0/9, 1.0/9;
```

```
for (int j=0; j<HEIGHT; j+=STRIDE) {</pre>
  for (int i=0; i<WIDTH; i+=STRIDE) {</pre>
    float tmp = 0.f;
    for (int jj=0; jj<3; jj++)</pre>
      for (int ii=0; ii<3; ii++) {</pre>
          tmp += input[(j+jj)*(WIDTH+2) + (i+ii)] * weights[jj*3 + ii];
      output[(j/STRIDE)*WIDTH + (i/STRIDE)] = tmp;
  }
```

```
}
```







Inputs



Convolutional layer with stride 2 (0,1,2), (2,3,4), (4,5,6), ...

Recall: what does convolution with these filters do?



Extracts horizontal gradients



Extracts vertical gradients

Gradient detection filters





Horizontal gradients

Vertical gradients

Note: you can think of a filter as a "detector" of a pattern, and the magnitude of a pixel in the output image as the "response" of the filter to the region surrounding each pixel in the input image

Applying many filters to an image at once



Applying many filters to an image at once

Input RGB image (W x H x 3)



96 11x11x3 filters (operate on RGB)



96 responses (normalized)



Adding additional layers



Example: "AlexNet" object detection network

Sequences of conv + reLU + pool (optional) layers

Example: AlexNet [Krizhevsky12]: 5 convolutional layers + 3 fully connected layers



Another example: VGG-16 [Simonyan15]: 13 convolutional layers

input: 224 x 224 RGB conv/reLU: 3x3x3x64 conv/reLU: 3x3x64x64 maxpool conv/reLU: 3x3x64x128 conv/reLU: 3x3x128x128 maxpool

conv/reLU: 3x3x128x256 conv/reLU: 3x3x256x256 conv/reLU: 3x3x256x256 maxpool conv/reLU: 3x3x256x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

fully-connected 4096

fully-connected 4096

fully-connected 1000

soft-max

[VGG illustration credit: Yang et al.]

Why deep?



Layer 1



Left: what pixels trigger the response





[image credit: Zeiler 14]

Right: images that generate strongest response for filters at each layer

Why deep?



[image credit: Zeiler 14]



SE

and an

14

.

- for

5

đ

3

-





Inception (GoogleLeNet)



ResNet (34 layer version)



Deep networks learn useful representations

- Simultaneous, multi-scale learning of useful features for the task at hand
 - Example on previous slides: subparts detectors emerged in network for object classification
- But wait... how did you learn the values of all the weights?
 - For today, assume the weights are given (today is about evaluating deep networks, not training them)

Efficiently implementing convolution layers

Dense matrix multiplication



C[j][i] += A[j][k] * B[k][i];

What is the problem with this implementation?

Low arithmetic intensity (does not exploit temporal locality in access to A and B)

Blocked dense matrix multiplication



Idea: compute partial result for block of C while required blocks of A and B remain in cache (Assumes BLOCKSIZE chosen to allow block of A, B, and C to remain resident) Self check: do you want as big a BLOCKSIZE as possible? Why?

Hierarchical blocked matrix mult

Exploit multiple levels of memory hierarchy

float A[M][K];

- float B[K][N];
- float C[M][N];

// compute C += A * B

```
#pragma omp parallel for
for (int jblock2=0; jblock2<M; jblock2+=L2_BLOCKSIZE_J)</pre>
  for (int iblock2=0; iblock2<N; iblock2+=L2 BLOCKSIZE I)</pre>
     for (int kblock2=0; kblock2<K; kblock2+=L2_BLOCKSIZE_K)</pre>
         for (int jblock1=0; jblock1<L1_BLOCKSIZE_J; jblock1+=L1_BLOCKSIZE_J)</pre>
            for (int iblock1=0; iblock1<L1_BLOCKSIZE_I; iblock1+=L1_BLOCKSIZE_I)</pre>
               for (int kblock1=0; kblock1<L1_BLOCKSIZE_K; kblock1+=L1_BLOCKSIZE_K)</pre>
                    for (int j=0; j<BLOCKSIZE_J; j++)</pre>
                       for (int i=0; i<BLOCKSIZE_I; i++)</pre>
                           for (int k=0; k<BLOCKSIZE_K; k++)</pre>
```

Not shown: final level of "blocking" for register locality...

. . .

Blocked dense matrix multiplication (1)

BLOCKSIZE_I Consider SIMD parallelism within a block BLOCKSIZE **BLOCKSIZE** . . . for (int j=0; j<BLOCKSIZE_J; j++) {</pre> for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) {</pre> simd_vec C_accum = vec_load(&C[jblock+j][iblock+i]); for (int k=0; k<BLOCKSIZE_K; k++) {</pre> // C = A * B + Csimd_vec A_val = splat(&A[jblock+j][kblock+k]); // load a single element in vector register simd_muladd(A_val, vec_load(&B[kblock+k][iblock+i]), C_accum); } vec_store(&C[jblock+j][iblock+i], C_accum); } }

Vectorize i loop Good: also improves spatial locality in access to B Bad: working set increased by SIMD_WIDTH, still walking over B in large steps



Blocked dense matrix multiplication (2)



Assume *i* dimension is small. Previous vectorization scheme (1) would not work well. **Pre-transpose block of B (copy block of B to temp buffer in transposed form) Vectorize innermost loop**



X

Blocked dense matrix multiplication (3)



```
// assume blocks of A and C are pre-transposed as Atrans and Ctrans
for (int j=0; j<BLOCKSIZE_J; j+=SIMD_WIDTH) {</pre>
   for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) {</pre>
      simd_vec C_accum[SIMD_WIDTH];
      for (int k=0; k<SIMD_WIDTH; k++) // load C_accum for a SIMD_WIDTH x SIMD_WIDTH chunk of C^T
         C_accum[k] = vec_load(&Ctrans[iblock+i+k][jblock+j]);
      for (int k=0; k<BLOCKSIZE_K; k++) {</pre>
        simd_vec bvec = vec_load(&B[kblock+k][iblock+i]);
        for (int kk=0; kk<SIMD_WIDTH; kk++) // innermost loop items not dependent</pre>
            simd_muladd(vec_load(&Atrans[kblock+k][jblock+j], splat(bvec[kk]), C_accum[kk]);
      }
      for (int k=0; k<SIMD_WIDTH; k++)</pre>
        vec_store(&Ctrans[iblock+i+k][jblock+j], C_accum[k]);
   }
}
```

Convolution as matrix-vector product Construct matrix from elements of input image

X 00	X 01	X 02	X 03	•••		
X 10	X 11	X 12	X ₁₃	•••		
X 20	X 21	X 22	X 23	•••		
X 30	X ₃₁	X 32	X 33	•••		
•••	•••	•••	•••			

WxH

Note: 0-pad matrix

O(N) storage multiplier for filter with N elements Must construct input data matrix



3x3 convolution as matrix-vector product

Construct matrix from elements of input image

X 00	X 01	X 02	X 03	•••		
X 10	X 11	X ₁₂	X ₁₃	•••		
X 20	X 21	X 22	X 23	•••		
X 30	X ₃₁	X 32	X 33	•••		
•••	•••	•••	•••			



Note: 0-pad matrix

O(N) storage overhead for filter with N elements Must construct input data matrix

Multiple convolutions as matrix-matrix mult

X 00	X 01	X ₀₂	X 03	•••		
X 10	X ₁₁	X 12	X 13	•••		
X ₂₀	X ₂₁	X 22	X 23	•••		
X 30	X ₃₁	X ₃₂	X 33	•••		
•••	•••	•••	•••			

 9

 0
 0
 0
 x00
 x01
 0
 x10
 x11

 0
 0
 0
 x00
 x01
 x02
 x10
 x11
 x12

 0
 0
 0
 x01
 x02
 x03
 x11
 x12
 x13

 WxH
 ...
 ...
 ...
 ...
 ...

...



Multiple convolutions on multiple input channels

						char	nnel	2
						channe	1	
X 00	X 01	X 02	X 03	•••	chan	nel 0		
X 10	X 11	X 12	X 13	•••				
X 20	X 21	X 22	X 23	•••				
X 30	X 31	X 32	X 33	•••				
•••	•••	•••	•••					

		9 x num input channels											num filters																				
-	 ■ □	•		ch	anı	nel () val	ues					cha	nne	e l 1 v	alu	es					ch	an	nel 2	2 valu	les		⊣ 」┓		w_{001}	w_{002}		w_{00N}
		0	0	0	0	x0(0 x01	0	x10 >	x11	0	0	0	0	x00	x01	0	x10	x11	0	0	0	0	x0(0 x01 (0 >	x10 x11		w_{010} :	w_{011} :	w_{012} :	•••	w_{01N} :
		0	0	0	x0	0 x01	L x02	x10	x11 >	x12	0	0	0	x00	x01	x02	x10	x11	x12	0	0	0	xØ	00 x0:	L x02 :	x10 >	x11 x12		w_{080}	w_{081}	$. \\ w_{082}$		w_{08N}
WxH		0	0	0	x01	L x02	2 x03	x11	x12 x	<13	0	0	0	x01	x02	x03	x11	x12	x13	0	0	0	xØ)1 x02	x03 x	x11 ×	(12 x13		$w_{100} w_{110}$	w_{101} w_{111}	$w_{102} = w_{112}$	•••	w_{10N} w_{11N}
																													\vdots w_{180}	\vdots w_{181}	\vdots w_{182}		\vdots w_{18N}
						••	•								•••									• •	•				$w_{200} \ w_{210}$	$w_{201} \\ w_{211}$	$w_{202} \\ w_{212}$	•••	$w_{20N} \ w_{21N}$
		x00	x01	x02	x10	x11	x12 >	x20 :	x21 x2	22	x00	x01	x02	x10	x11	x12)	x20	x21	x22	x00	x01	x02	x1	0 x11	x12 x	20 x	21 x22		:	:	÷		÷
_						•••)								•••													1	w_{280}	w_{281}	w_{282}		w_{28N}

For each filter, sum responses over input channels

Equivalent to (3 x 3 x num_channels) convolution on (W x H x num_channels) input data

Direct implementation of conv layer

float input[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][INPUT_DEPTH]; float output[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][LAYER_NUM_FILTERS]; float layer_weights[LAYER_NUM_FILTERS][LAYER_CONVY][LAYER_CONVX][INPUT_DEPTH];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)</pre>
   for (int j=0; j<INPUT_HEIGHT; j++)</pre>
      for (int i=0; i<INPUT_WIDTH; i++)</pre>
         for (int f=0; f<LAYER_NUM_FILTERS; f++) {</pre>
            output[img][j][i][f] = 0.f;
            for (int kk=0; kk<INPUT_DEPTH; kk++) // sum over filter responses of input channels</pre>
                for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)</pre>
                   for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)</pre>
                       output[img][j][i][f] += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
          }
```

Seven loops with significant input data reuse: reuse of filter weights (during convolution), and reuse of input values (across different filters)

Avoids O(N) footprint increase by avoiding materializing input matrix In theory loads O(N) times less data (potentially higher arithmetic intensity... but matrix mult is typically compute-bound) But must roll your own highly optimized implementation of complicated loop nest.

Conv layer in Halide

```
int in_w, in_h, in_ch = 4;
                                     // input params: assume initialized
Func in_func;
                                     // assume input function is initialized
int num_f, f_w, f_h, pad, stride; // parameters of the conv layer
Func forward = Func("conv");
                                     // n is minibatch dimension
Var x, y, z, n;
// This creates a padded input to avoid checking boundary
// conditions while computing the actual convolution
f_in_bound = BoundaryConditions::repeat_edge(in_func, 0, in_w, 0, in_h);
// Create buffers for layer parameters
Halide::Buffer<float> W(f_w, f_h, in_ch, num_f)
Halide::Buffer<float> b(num f);
// domain of summation for filter with W x H x in_ch
RDom r(0, f_w, 0, f_h, 0, in_ch);
// Initialize to bias
forward(x, y, z, n) = b(z);
forward(x, y, z, n) += W(r.x, r.y, r.z, z) *
                       f_in_bound(x*stride + r.x - pad, y*stride + r.y - pad, r.z, n);
```

Consider scheduling this seven-dimensional loop nest.

Different layers of a single DNN may benefit from unique scheduling strategies



[Figure credit: Mullapudi et al. 2016]

Notice sizes of weights and activations in this network: (and consider SIMD widths of modern machines)

Type AStr Conv**≢**s2 Conv **g**w Conv 5s Conv **ā**w Conv⊭sø Conv dw Conv gs1 Conv **T**w Conv gs Conv ow Conv **Ø**sl Convidwo Conv / s1 άų, $5 \times$ Conv Conv **T** Conv 5 Conv or Conv **F**s Avg Pool / FC / s1 Softmax /

Tal Op I	tinnizaitione ole Manualliy	e Authored Schedules
de	Filter Shape	Input Size
LENSB	$\overline{1.8}$ r $3 \times 3 \times 32$	$224 \times 224 \times 3$
s1	$3 \times 3 \times 32 \text{ dw}$	$112 \times 112 \times 32$
	$1 \times 1 \times 32 \times 64$	$112 \times 112 \times 32$
s2	$3 \times 3 \times 64$ dw	$112 \times 112 \times 64$
	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$
s1	$3 \times 3 \times 128$ dw	$56 \times 56 \stackrel{80}{\times} 128$
ΜΛΥΓΙ	$1 \times 128 \times 128$	$56 \times 56 \times 128$
s2	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$
	$1 \times 1 \times 128 \times 256$	28 imes 28 imes 128
s1	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$
	$1 \times 1 \times 256 \times 256$	28 imes 28 imes 256
<u>s2</u>	$3 \times 3 \times 256$ dw	$28 \times 28 \times 256$
0	$1 \times 1 \times 256 \times 512$	$14 \times 14 \times 256$
WI NIE	$_{A} \xrightarrow{3} _{N} \xrightarrow{3} 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$
s1	$1 \times 1 \times 512 \times 512$	$14 \times 14 \times 512$
_s2	3 imes 3 imes 512 dw	$14 \times 14 \times 512$
	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$
s2	3 imes 3 imes 1024 dw	$7 \times 7 \times 1024$
	$1 \times 1024 \times 20024$	$7 \times 70 \times 1024$ 40
′ s1	Pool Schedule develop	ment finnel(mahutes)
= Pro	gilandaner 11000 📃 = Prog	grānīmier×2 1024 = Auto-s
s1	Classifier	$1 \times 1 \times 1000$

Significant number of efforts to automatically schedule key DNN operations





Stym Open Deep Learning Compiler Stack

license Apache 2.0 build passing

Documentation | Contributors | Community | Release Notes

TVM is a compiler stack for deep learning systems. It is designed to close the gap between the productivity-focused deep learning frameworks, and the performance- and efficiency-focused hardware backends. TVM works with deep learning frameworks to provide end to end compilation to different backends. Checkout the tvm stack homepage for more information.

NVIDIA TensorRT

Programmable Inference Acce



elerator	

Algorithmic improvements

- **Direct convolution can be implemented efficiently in Fourier domain** (convolution \rightarrow element-wise multiplication)
 - **Overhead:** FFT to transform inputs into Fourier domain, inverse FFT to get responses back to spatial domain (NIgN)
 - Inverse transform amortized over all input channels (due to summation over inputs)
- **Direct convolution using work-efficient Winograd convolutions** 1D example: consider producing two outputs of a 3-tap 1D convolution with weights: $w_0 w_1 w_2$



Winograd 1D 3-element filter: 4 multiplies 8 additions (4 to compute m's + 4 to reduce final result)

Direct convolution: 6 multiplies, 4 adds 1104 In 2D can notably reduce multiplications (3x3 filter: 2.25x fewer multiples for 2x2 block of output)

$$\begin{bmatrix} y_0 \\ y_1 \end{bmatrix} = \begin{bmatrix} x_0 & x_1 & x_2 \\ x_1 & x_2 & x_3 \end{bmatrix} \begin{bmatrix} w_0 \\ w_1 \\ w_2 \end{bmatrix} = \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}$$

$$m_{1} = (x_{0} - x_{1})w_{0}$$

$$m_{2} = (x_{1} + x_{2})\frac{w_{0} + w_{1} + w_{2}}{2}$$
Filter dependent
(can be precomputed)

$$m_{3} = (x_{2} - x_{1})\frac{w_{0} - w_{1} + w_{2}}{2}$$

$$m_{4} = (x_{1} - x_{3})w_{2}$$

Reminder: energy cost of data access

Significant fraction of energy expended moving data to processor ALUs

Operation	Energy [pJ]
32 bit int ADD	0.1
32 bit float ADD	0.9
32 bit Register File	1
32 bit int MULT	3.1
32 bit float MULT	3.7
32 bit SRAM Cache	5
32 bit DRAM Memory	640

Estimates for 45nm process [Source: Mark Horowitz]

Recall: AlexNet has over 68m weights (>260MB if 4 bytes/weight) Executing at 30fps, that's 1.3 Watts just to read the weights

Relative Cost

Stanford CS348K, Fall 2018

Re

10

Reducing network footprint

Large storage cost for model parameters of early DNN designs

- AlexNet model: ~200 MB
- VGG-16 model: ~500 MB
- **ResNet-50: 102 MB**
- Inception-v3:91 MB
- In most modern DNNs, activations require more storage than weights)

Footprint: cumbersome to store, download, etc.

500 MB app downloads make users unhappy!

Consider energy cost of 1B parameter network

- **Running on input stream at 20 Hz**
- 640 pJ per 32-bit DRAM access
- $(20 \times 1B \times 640 \text{pJ}) = 12.8 \text{W}$ for DRAM access (more than power budget of any modern smartphone)





Is there an opportunity for compression?

"Pruning" (sparsifying) a network



If weight is near zero, then corresponding input has little impact on output of neuron.

"Pruning" (sparsifying) a network



Idea: prune connections with near zero weight

Remove entire units if all connections are pruned.

Representing "sparsified" networks

Step 1: prune low-weight links (iteratively retrain network, then prune) - Over 90% of weights in fully connected layers can be removed without significant

- loss of accuracy
- Store weight matrices in compressed sparse row (CSR) format

Indices	1	4	9	Q	1 0	0	Q	0 5	Ω	ο	0	ρ	1 1	
Value	1.8	0.5	2.1	0	1.0	U	U	0.5	U	U	0	U	* • *	

Reduce storage over head of indices by delta encoding them to fit in 8 bits

Indices	1	3	5
Value	1.8	0.5	2.1

Efficiently storing the surviving connections

Step 2: Weight sharing: make surviving connections share a small set of weights

- Cluster weights via k-means clustering
- **Compress weights by only storing index of assigned cluster (lg(k) bits)**
- This is a form of lossy compression



Step 3: Huffman encode quantized weights and CSR indices (lossless compression)

VGG-16 sparsification

Large savings in fully connected layers due to combination of pruning, quantization, Huffman encoding *

		Weights%	Weigh	Weight	Index	Index	Compress	Compress
Layer	#Weights	(D)	bits	bits	bits	bits	rate	rate
		(1)	(P+Q)	(P+Q+H)	(P+Q)	(P+Q+H)	(P+Q)	(P+Q+H)
conv1_1	2K	58%	8	6.8	5	1.7	40.0%	29.97%
$conv1_2$	37K	22%	8	6.5	5	2.6	9.8%	6.99%
conv2_1	74K	34%	8	5.6	5	2.4	14.3%	8.91%
conv2_2	148K	36%	8	5.9	5	2.3	14.7%	9.31%
conv3_1	295K	53%	8	4.8	5	1.8	21.7%	11.15%
conv3_2	590K	24%	8	4.6	5	2.9	9.7%	5.67%
conv3_3	590K	42%	8	4.6	5	2.2	17.0%	8.96%
conv4_1	1 M	32%	8	4.6	5	2.6	13.1%	7.29%
conv4_2	2M	27%	8	4.2	5	2.9	10.9%	5.93%
conv4_3	2M	34%	8	4.4	5	2.5	14.0%	7.47%
conv5_1	2M	35%	8	4.7	5	2.5	14.3%	8.00%
conv5_2	2M	29%	8	4.6	5	2.7	11.7%	6.52%
conv5_3	2M	36%	8	4.6	5	2.3	14.8%	7.79%
fc6	103M	4%	5	3.6	5	3.5	1.6%	1.10%
fc7	17M	4%	5	4	5	4.3	1.5%	1.25%
fc8	4M	23%	5	4	5	3.4	7.1%	5.24%
Total	138M	7.5%(13×)	6.4	4.1	5	3.1	3.2% (31 ×)	2.05% (49 ×)

P = connection pruning (prune low weight connections)

Q = quantize surviving weights (using shared weights)

H = Huffman encode

ImageNet I

	Top-1 Error	Top-5 Error	Model size	
VGG-16 Ref	31.50%	11.32%	552 MB	
VGG-16 Compressed	31.17%	10.91%	11.3 MB	$49 \times$

* Benefits of automatic pruning apply mainly to fully connected layers, but many modern networks are dominated by costs of convolutional layers

[Han ICLR16]

Image Classification Performance

Compressing weights (and activations)

- Many efforts to use low precision values for DNN weights and intermediate activations
- In the extreme case: 1-bit

XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks

Mohammad Rastegari[†], Vicente Ordonez[†], Joseph Redmon^{*}, Ali Farhadi^{†*}

Abstract. We propose two efficient approximations to standard convolutional neural networks: Binary-Weight-Networks and XNOR-Networks. In Binary-Weight-Networks, the filters are approximated with binary values resulting in $32 \times$ memory saving. In XNOR-Networks, both the filters and the input to convolutional layers are binary. XNOR-Networks approximate convolutions using primarily binary operations. This results in $58 \times$ faster convolutional operations (in terms of number of the high precision operations) and $32 \times$ memory savings. XNOR-Nets offer the possibility of running state-of-the-art networks on CPUs (rather than GPUs) in real-time. Our binary networks are simple, accurate, efficient, and work on challenging visual tasks. We evaluate our approach on the ImageNet classification task. The classification accuracy with a Binary-Weight-Network version of AlexNet is the same as the full-precision AlexNet. We compare our method with recent network binarization methods, BinaryConnect and BinaryNets, and outperform these methods by large margins on ImageNet, more than 16% in top-1 accuracy. Our code is available at: http://allenai.org/plato/xnornet.

Allen Institute for AI[†], University of Washington^{*} {mohammadr, vicenteor}@allenai.org {pjreddie,ali}@cs.washington.edu

This a great example of non-domain-specific vs. domain-specific approach to innovation

Leveraging domain-knowledge: more efficient topologies (aka better algorithm design) **Original DNNs for image recognition where overprovisioned**

- - Large filters, many filters
- Modern DNNs designs are hand-designed to be sparser

SqueezeNet: [landola 2017] Reduced number of parameters in AlexNet by 50x, with similar



ResNet (34 layer version)

Modular network designs

B block

Inception stem

73x73x160

147x147x64

147x147x32

149x149x32

299x299x3

image

7x7 conv, 64, /2

pool, /2

3x3 conv, 64

۷

3x3 conv, 64

¥

3x3 conv, 64

ᡟ

3x3 conv, 64

▼ 3x3 conv, 64

*

3x3 conv, 64

*

3x3 conv, 128, /2

¥

3x3 conv, 128

ᡟ

3x3 conv, 128

ᡟ

3x3 conv, 128 ᡟ

3x3 conv, 128

-

3x3 conv, 128

▼

3x3 conv, 128

3x3 conv, 128

3x3 conv, 256, /2

¥

3x3 conv, 256

¥

3x3 conv, 256

3x3 conv, 256

¥

3x3 conv, 256

ᡟ

3x3 conv, 256

▼

3x3 conv, 256

3x3 conv, 256

*

3x3 conv, 256 ¥

3x3 conv, 256

V

3x3 conv, 256

3x3 conv, 256

3x3 conv, 512, /2

3x3 conv, 512

3x3 conv, 512

*

3x3 conv, 512

¥

3x3 conv, 512

¥

3x3 conv, 512

avg pool

*

fc 1000

ResNet

Figure 10. The schema for 35×35 grid (Inception-ResNet-A) module of Inception-ResNet-v1 network.

Effect of topology innovation

Improving accuracy/cost (image classification)

$2014 \rightarrow 2017 \sim 25x$ improvement in cost at similar accuracy

	ImageNet Top-1	
	Accuracy	Num Params
VGG-16	71.5%	138M
GoogleNet	70%	6.8 M
ResNet-18	73% *	11.7M
MobileNet-224	70.5 %	4.2M

* 10-crop results (ResNet 1-crop results are similar to other DNNs in this table)

Cost/image (MADDs)

> **15B 1.5B 1.8B 0.6B**

[2014] [2015] [2016] [2017]

MobileNet

Factor NUM_FILTERS 3x3xNUM_CHANNELS convolutions into:

- NUM_CHANNELS 3x3x1 convolutions for each input channel
- And NUM_FILTERS 1x1xNUM_CHANNELS convolutions to combine the results

Table 1. MobileNet Body Architecture		Image classification (ImageNet)					
Type / Stride	Filter Shape	Input Size	Comparison to Common DNNs			, 	
Conv / s2	$3 \times 3 \times 3 \times 32$	$224 \times 224 \times 3$	Comp	Comparison to Common Divis			
Conv dw / s1	$3 \times 3 \times 32 \text{ dw}$	$112 \times 112 \times 32$	Model	ImageNet	Million	Million	
Conv / s1	$1 \times 1 \times 32 \times 64$	$112 \times 112 \times 32$		A			
Conv dw / s2	$3 \times 3 \times 64 \text{ dw}$	$112 \times 112 \times 64$		Accuracy	Mult-Adds	Parameters	
Conv / s1	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$	1.0 MobileNet-224	70.6%	569	4.2	
Conv dw / s1	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$	GoogleNet	69.8%	1550	6.8	
Conv / s1	$1 \times 1 \times 128 \times 128$	$56 \times 56 \times 128$	VGG 16	71.5%	15300	138	
Conv dw / s2	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$					
Conv / s1	$1 \times 1 \times 128 \times 256$	$28 \times 28 \times 128$					
Conv dw / s1	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$					
Conv / s1	$1 \times 1 \times 256 \times 256$	$28 \times 28 \times 256$	Image classification (ImageNet)				
Conv dw / s2	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$					
Conv / s1	$1 \times 1 \times 256 \times 512$	$14 \times 14 \times 256$	Comparison to Uther Compressed DNNs				
$\frac{1}{5}$ Conv dw / s1	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$	Model	ImageNet	Million	Million	
$\frac{3}{\text{Conv}/\text{s1}}$	$1 \times 1 \times 512 \times 512$	$14 \times 14 \times 512$		Accuracy	Mult Adda	Doromotors	
Conv dw / s2	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$		Accuracy	Mult-Adds		
Conv / s1	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$	0.50 MobileNet-160	60.2%	/6	1.32	
Conv dw / s2	$3 \times 3 \times 1024 \text{ dw}$	$7 \times 7 \times 1024$	Squeezenet	57.5%	1700	1.25	
Conv / s1	$1 \times 1 \times 1024 \times 1024$	$7 \times 7 \times 1024$	AlexNet	57.2%	720	60	
Avg Pool / s1	Pool 7×7	$7 \times 7 \times 1024$					
FC / s1	1024×1000	$1 \times 1 \times 1024$					
Softmax / s1	Classifier	$1 \times 1 \times 1000$					

[Howard et al. 2017]

Value of improving DNN topology

- Increasing overall accuracy on a task (often primary goal of CV/ML papers)
- Increasing accuracy/unit cost
- What is cost of evaluating DNN?
 - Number of ops (often measured in multiply adds)
 - **Bandwidth!**
 - Loading model weights + loading/storing intermediate activations
 - **Careful!** Certain layers are bandwidth bound, e.g., batch norm

Depthwise separable convolutions add additional batch norm operations to network (after each step of depthwise conv layer)

Output: $\{y_i = BN_{\gamma,\beta}(x_i)\}$

Implication: number of ops can be a poor predictor of run time of network (too small to utilize processor, bandwidth bound, etc.)! $\mu_{\mathcal{B}} \leftarrow \frac{1}{m} \sum_{i=1}^{m} x_i$ $\widehat{x}_i \leftarrow \frac{x_i - \mu_{\mathcal{B}}}{\sqrt{\sigma_{\mathcal{B}}^2 + \epsilon}}$

Input: Values of x over a mini-batch: $\mathcal{B} = \{x_{1...m}\};$ Parameters to be learned: γ, β

// mini-batch mean $\sigma_{\mathcal{B}}^2 \leftarrow \frac{1}{m} \sum_{i=1}^m (x_i - \mu_{\mathcal{B}})^2$ // mini-batch variance // normalize $y_i \leftarrow \gamma \widehat{x}_i + \beta \equiv \mathbf{BN}_{\gamma,\beta}(x_i)$ // scale and shift

Model optimization techniques

- Manually designing better models
 - Common parameters: depth of network, width of filters, number of filters per layer, convolutional stride, etc.
 - Good scheduling of performance-critical operations (layers)
 - Loop blocking/tiling, fusion
 - Typically optimized manually by humans (but significant research efforts to automate scheduling)
 - **Compressing models**
 - Lower bit precision
 - **Automatic sparsification/pruning**
- Automatically discovering efficient model topologies (architecture search)

DNN architecture search

- Learn an efficient DNN topology along with associated weights
- **Example: progressive neural architecture search [Liu et al. 18]**

Eight possible operations:

- **3x3 depthwise-separable conv** 5x5 depthwise-separable conv 7x7 depthwise-separable conv 1x7 followed by 7x1 conv
- identity 3x3 average pool
- 3x3 max pool
- **3x3 dilated conv**

Architecture search space

Cells are DAGs of **B** blocks

Cells have one output, can receive input from all prior cells

DNNs are sequences of *N* **cells**

Progressive neural architecture search

- Parameters:
 - N = number of cells in DNN
 - B = max blocks per cell
- Let S be the set of 1-block cells (8 choices)
- train N-cell DNNs using cells given by s in S
- keep k best performing cells on test set
- for i=2 to B:
 - for each s in S, add new cells to S by adding additional block to s (many possible ways to add new block)
 - train N-cell DNNs for all cells in S
 - keep k best performing cells on test set

[Liu et al. 18]

Progressive neural architecture search results

Automatic search was able to find model architectures that yielded similar/ better accuracy to hand designed models (and comparable costs)

Model	Params	Mult-Adds	Top-1	Top-5
MobileNet-224 [14] ShuffleNet (2x) [37]	$\frac{4.2\mathrm{M}}{5\mathrm{M}}$	$\frac{569M}{524M}$	70.6 70.9	89.5 89.8
NASNet-A $(N = 4, F = 44)$ [41] AmoebaNet-B $(N = 3, F = 62)$ [27] AmoebaNet-A $(N = 4, F = 50)$ [27] AmoebaNet-C $(N = 4, F = 50)$ [27]	5.3M 5.3M 5.1M 6.4M	564M 555M 555M 570M	$74.0 \\ 74.0 \\ 74.5 \\ 75.7$	91.6 91.5 92.0 92.4
PNASNet-5 ($N = 3, F = 54$)	$5.1\mathrm{M}$	588M	74.2	91.9

Forms of architecture search implemented by Cloud-based ML hosting services (user provides training data, service searches for good model)

Why might a GPU be a good platform for DNN evaluation?

Deep neural networks on GPUs

- Many high-performance DNN implementations target GPUs
 - High arithmetic intensity computations (computational characteristics similar to dense matrix-matrix multiplication)
 - **Benefit from flop-rich architectures**
 - Highly-optimized library of kernels exist for GPUs (cuDNN)
 - Most CPU-based implementations use basic matrix-multiplication-based formulation (good implementations could run faster!)

Facebook's Big Sur

Why might a GPU be a sub-optimal platform for DNN evaluation?

Increasing efficiency through specialization

Example: Google's Tensor Processing Unit (TPU) Accelerates deep learning operations in Google datacenter

> Intel has announced Lake Crest ML accelerator (formerly called Nervana)

Summary: efficiently evaluating deep nets

Workload characteristics

- Convlayers: high arithmetic intensity, significant portion of cost when evaluating DNNs for computer vision
- Similar data access patterns to dense-matrix multiplication (exploiting temporal reuse is key), but implementation as matrix-matrix multiplication is sub-optimal
- Significant interest in reducing size of networks for both training and evaluation
- Algorithmic techniques (better model architectures) are responsible for huge speedups in recent years
 - Expect increasing use of automated model search techniques
- Model innovation complemented and extended by much ongoing work on efficient mapping of key layers to CPUs/GPUs and on custom hardware for evaluation
 - Specialized hardware is a topic of a coming lecture