Lecture 1:

Course Introduction + Review of Throughput Hardware Concepts

Visual Computing Systems Stanford CS348K : Fall 2018

Hello from the course staff

Your instructor (me)





Prof. Kayvon

Your CA!

Alex Poms

Visual Computing Systems — Some History

(why I get so excited about this topic)



Ivan Sutherland's Sketchpad on MIT TX-2 (1962)

The frame buffer Shoup's SuperPaint (PARC 1972-73)





16 2K shift registers (640 x 486 x 8 bits)

The frame buffer Shoup's SuperPaint (PARC 1972-73)







16 2K shift registers (640 x 486 x 8 bits)

Xerox Alto (1973)

CONTRACTOR CONTRACTOR DE LA CONTRACTÓRIA the square read from or par a longer Concession and (1977)

EE 286 (GS 142)

The party succession of a proper super (or other all success in property on plane

中国家 医动脉的 墨 原始的

Tal Country 1989

Reg superiors and state fallent and a province was to a subset of equipality And the second and the second REPARTABLES. SECOND. A. B. DANSE. B. MARSH. M. MICH. AND AND AND AND A MAR A MARSH. MAR. And its proceeding and a pression of hearing the hearing the finance of the spragning of the And a second

Conterne Louis

M erings	AND THE PARTY OF THE ADDRESS OF THE PARTY OF T	
terra la r	2000 2001 221.2022	
la comuna de la comu	Diginga Manaharawa, ARA 1944. Panaha antis basan ang si Panaha sa Panaharawa	
URER HAUET	The star are investigated the series of a second	
and the state of the second		

EE 286 (CS 142)

Preprending Language Features and Owly Indernandates

PER BARRY BARR

The purpose of the scatter of the petroduce was to a regardy of personaling languagese diving a decima by any they relate they burg an event one they are and the second state of the second state of the second second second second second second second second second We will come has an internet. Live more stated with the with the way are not a trakinghis competent tall of 1200 programmer and mound use he taking this town we repair the proving a work at work to the proving the terms of terms of

Bravo (WYSIWYG)



TI 74181 ALU



UNC Pixel Planes (1981), computation-enhanced frame buffer

Jim Clark's Geometry Engine (1982)

ASIC for geometric transforms used in real-time graphics



NVIDIA Titan X Pascal GPU (2017)



~ 12 TFLOPs fp32 Similar to ASCI Q (top US supercomputer circa 2002)



Far Cry 5

Digital photography: major driver of compute capability of modern smartphones

Portrait mode (simulate effects of large aperture DSLR, or even physically impossible lens)





High dynamic range (HDR) photography

Modern smartphones utilize multiple processing units to quickly generate high-quality images



Apple A11 Bionic *

Image Credit: TechInsights Inc.

* Disclaimer: blocks estimated by TechInsights, not an official Apple reference.

On every vehicle: analyzing images for robot navigation



Datacenter-scale applications



Image Credit: TechInsights Inc.

Youtube

Transcode, stream, analyze...

🕨 YouTube

Search



Luis Fonsi - Despacito ft. Daddy Yankee

5,533,460,536 views



Stanford CS348K, Fall 2018

Q

Facebook live video













Unique visual experiences



Intel "True View": 38 cameras in stadium used to reconstruct 3D, system renders new view from quarterback's eyes

Snap Spectacles



What is this course about?

Accelerator hardware architecture?

Graphics/vision/digital photography algorithms?

Programming languages?

What we will be learning about

Visual Computing Workloads Algorithms for image/video processing, DNN evaluation, data compression, etc.

If you don't understand key workload characteristics, how can you design a good system?

What we will be learning about

Modern Hardware Organization

High-throughput hardware designs (parallel, heterogeneous, and specialized) fundamental constraints like area and power

If must understand key constraints of modern hardware to create algorithms that are well suited to run on it efficiently.

What we will be learning about

Programming Model Design

Choice of programming abstractions, level of abstraction issues, domain-specific vs. general purpose, etc.

Good programming abstractions enable productive development of applications, while also providing system implementors flexibility to explore highly efficient implementations

This course is about architecting efficient and scalable systems...

It is about the process of understanding the fundamental structure of problems in the visual computing domain, and then leveraging that understanding to...

To design more efficient and more robust algorithms

To build the most efficient hardware to run these algorithms

To design programming systems to make developing new applications simpler, more productive, and highly performant

Course Logistics

Logistics

- Course web site:
 - <u>http://cs348k.stanford.edu</u>
 - My goal is to post lecture slides the night before class
- All announcements will go out via Piazza (not via Canvas) - https://piazza.com/class/jlwy0xxpof55v

Expectations of you

- 35% participation
 - There will be ~1 assigned paper reading per class
 - Everyone is expected to come to class and participate in discussions on readings
 - You are encouraged discuss papers and lectures on the course site
- 20% a multi-part programming assignments (implement and optimize a simple HDR photography processing pipeline)
- 10% a take-home written assignment (to reinforce understanding of course topics)
- 35% self-selected final project (teams of two) - I suggest you start thinking about projects now (can be teams of up to two)

Review (or crash course):

key principles of modern throughput computing hardware

Let's crack open a modern smartphone

Google Pixel 2 Phone:

Qualcomm Snapdragon 835 SoC + Google Visual Pixel Core

Visual Pixel Core Programmable image processor and DNN accelerator

"Hexagon" **Programmable DSP** data-parallel multi-media processing

Image Signal Processor

ASIC for processing camera sensor pixels

Multi-core GPU (3D graphics, **OpenCL data-parallel compute**)

Video encode/decode ASIC

Display engine

(compresses pixels for transfer to high-res screen)

Multi-core ARM CPU

4 "big cores" + 4 "little cores"

Three things to know

- What are these three hardware design strategies, and what 1. problem/goals do they address?
 - Muti-core processing
 - SIMD processing
 - Hardware multi-threading
- What is the motivation for specialization via... 2.
 - Multiple types of processors (e.g., CPUs, GPUs)
 - Custom hardware units (ASIC)
- Why is memory bandwidth a major constraint (often the most 3. important constraint) when mapping applications to modern **computer systems?**

Multi-core processing

Review: what does a processor do?

It runs programs!

Processor executes instruction referenced by the program counter (PC)

(executing the instruction will modify machine state: contents of registers, memory, CPU state, etc.)

Move to next instruction ...

Then execute it...

And so on...

main: 10000f10: 100000f11: 100000f14: 100000f18: 100000f1f: 100000f22: 10000f26: 10000f2d: 10000f34: 10000f38: 100000f3e: 100000f41: 100000f44: 100000f47: 100000f4a: 100000f4d: 10000f50: 100000f55: 10000f5c: 100000f5f: 10000f61: 10000f66: 100000f68: 10000f6b: 10000f6d: 10000f71: 100000f72:

pushq %rbp movq%rsp, %rbp subq\$32, %rsp movl\$0, -4(%rbp) movl%edi, -8(%rbp) movq%rsi, -16(%rbp) movl\$1, -20(%rbp) movl\$0, -24(%rbp) cmpl\$10, -24(%rbp) jge 23 <__main+0x45> movl-20(%rbp), %eax addl-20(%rbp), %eax movl%eax, -20(%rbp) movl-24(%rbp), %eax addl\$1, %eax movl%eax, -24(%rbp) jmp -33 <_main+0x24> leaq58(%rip), %rdi movl-20(%rbp), %esi movb\$0, %al callq 14 xorl%esi, %esi movl%eax, -28(%rbp) movl%esi, %eax addq\$32, %rsp popq%rbp retq

My very simple processor: executes one instruction per clock

x[i]

ld	r0, addr[r1]
mul	r1, r0, r0
mul	r1, r1, r0
st	addr[r2], r0

My very simple processor: executes one instruction per clock

result[i]

My very simple processor: executes one instruction per clock

result[i]

PC
Quick aside: Instruction-level parallelism and superscalar execution

Instruction level parallelism (ILP) example

a = x*x + y*y + z*z

Consider the following program:

// assume r0=x, r1=y, r2=z mul r0, r0, r0 mul r1, r1, r1 mul r2, r2, r2 add r0, r0, r1 add r3, r0, r2 // now r3 stores value of program variable 'a'

This program has five instructions, so it will take five clocks to execute, correct? Can we do better?

ILP example

a = x*x + y*y + z*z





Superscalar execution

a = x*x + y*y + z*z

// assume r0=x, r1=y, r2=z

1. mul r0, r0, r0 2. mul r1, r1, r1 3. mul r2, r2, r2 4. add r0, r0, r1 5. add r3, r0, r2

// r3 stores value of variable 'a'

<u>Superscalar execution</u>: processor automatically finds independent instructions in an instruction sequence and executes them in parallel on multiple execution units!

In this example: instructions 1, 2, and 3 can be executed in parallel (on a superscalar processor that determines that the lack of dependencies exists) But instruction 4 must come after instructions 1 and 2 And instruction 5 must come after instruction 4

Superscalar execution

Program: computes sin of input x via Taylor expansion

```
void sinx(int N, int terms, float x)
{
      float value = x;
      float numer = x * x * x;
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
          value += sign * numer / denom;
          numer *= x * x:
          denom *= (2*j+2) * (2*j+3)
          sign *= -1;
                                        Independent operations in
      }
                                            instruction stream
                                     (They are detected by the processor
      return value;
                                    at run-time and may be executed in
                                     parallel on execution units 1 and 2)
```

My single core, superscalar processor: executes up to <u>two instructions</u> per clock from <u>a single instruction stream</u>.



Now consider a program that computes the sine of <u>many</u> numbers...

Example program

Compute sin(x) **using Taylor expansion:** $sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + ...$ for each element of an array of N floating-point numbers

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
   }
```

Multi-core: process multiple instruction streams in parallel





A	LU













Sixteen cores, sixteen simultaneous instruction streams

Multi-core examples



Intel "Skylake" Core i7 quad-core CPU (2015)



NVIDIA GP104 (GTX 1080) GPU 20 replicated ("SM") cores (2016)

More multi-core examples



Intel Xeon Phi "Knights Landing " 76-core CPU (2015)

A9 image credit: Chipworks (obtained via Anandtech) http://www.anandtech.com/show/9686/the-apple-iphone-6s-and-iphone-6s-plus-review/3



Apple A11 Bionic CPU Two "big" cores Four "small cores" (2017)

SIMD processing

Add ALUs to increase compute capability



Idea #2:

SIMD processing Single instruction, multiple data

Executed in parallel on all ALUs

Amortize cost/complexity of managing an instruction stream across many ALUs

Same instruction broadcast to all ALUs

Scalar program

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
                                                                   ld
                                                                   mul
      for (int j=1; j<=terms; j++)</pre>
                                                                   mu l
      {
         value += sign * numer / denom;
                                                                   . .
         numer *= x[i] * x[i];
                                                                    . . .
         denom *= (2*j+2) * (2*j+3);
                                                                   sign *= -1;
                                                                    . .
      }
                                                                    . . .
                                                                    .
                                                                   st
      result[i] = value;
   }
```

Original compiled program:

Processes one array element using scalar instructions on scalar registers (e.g., 32-bit floats)

	r0,	addı	r [r1]		
L	r1,	r0,	r0		
L	r1,	r1,	r0		
	add	r [r2]], r@)	

Vector program (using AVX intrinsics)

```
#include <immintrin.h>
void sinx(int N, int terms, float* x, float* sinx)
ί
   float three_fact = 6; // 3!
   for (int i=0; i<N; i+=8)</pre>
   {
       ___m256 origx = __mm256_load_ps(&x[i]);
       __m256 value = origx;
       __m256 numer = _mm256_mul_ps(origx, _mm256_mul_ps(origx, origx));
       __m256 denom = _mm256_broadcast_ss(&three_fact);
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         // value += sign * numer / denom
          __m256 tmp =
              _mm256_div_ps(_mm256_mul_ps(_mm256_broadcast_ss(sign),numer),den
         value = _mm256_add_ps(value, tmp);
         numer = _mm256_mul_ps(numer, _mm256_mul_ps(origx, origx));
         denom = _mm256_mul_ps(denom, _mm256_broadcast_ss((2*j+2) * (2*j+3)))
         sign *= -1;
      }
      _mm256_store_ps(&sinx[i], value);
   }
```

	vloadps	, xmm0	addr[ı	^1]
	∨mulps	xmm1,	, xmm0	xmm0
	∨mulps	xmm1,	xmm1,	xmm0
	• • •			
	• • •			
	vstoreps	addr	[xmm2] ,	xmm0
	Compiled pro	gram:		
10m);	Processes eig simultaneous instructions o	ht array ily using on 256-ł	y elemen g vector bit vecto	nts er registers
				registers
);				

16 SIMD cores: 128 elements in parallel











		Ì		





16 cores, 128 ALUs, 16 simultaneous instruction streams

Data-parallel expression of program

(in Kayvon's fictitious data-parallel language)

```
void sinx(int N, int terms, float* x, float* result)
{
   // declare independent loop iterations 
   forall (int i from 0 to N-1)
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
     int denom = 6; // 3!
     int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
```

Semantics: loop iterations are "independent"

Q. Why did I say independent and not parallel?

Q. How does this abstraction facilitate automatic generation of <u>both</u> multicore parallel code, and vector instructions to make use of SIMD processing capabilities within a core?

What about conditional execution?





(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')

```
<unconditional code>
 float x = A[i];
if (x > 0) {
   float tmp = exp(x,5.f);
   tmp *= kMyConst1;
   x = tmp + kMyConst2;
} else {
   float tmp = kMyConst1;
   x = 2.f * tmp;
}
<resume unconditional code>
result[i] = x;
```

What about conditional execution?



(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')

```
<unconditional code>
 float x = A[i];
if (x > 0) {
   float tmp = exp(x,5.f);
   tmp *= kMyConst1;
   x = tmp + kMyConst2;
} else {
   float tmp = kMyConst1;
   x = 2.f * tmp;
}
<resume unconditional code>
result[i] = x;
```

Mask (discard) output of ALU



(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')



After branch: continue at full performance



Example: eight-core Intel Xeon E5-1660 v4



* Showing only AVX math units, and fetch/decode unit for AVX (additional capability for integer math)

tch/ code		
ALU 2	ALU 3	
ALU 6	ALU 7	
n Conte	ext	

tch/ code	
ALU 2 ALU 6	ALU 3 ALU 7
on Conte	ext

8 cores

8 SIMD ALUs per core (AVX2 instructions)

490 GFLOPs (@3.2 GHz) (140 Watts)

Example: NVIDIA GTX 1080 GPU



20 cores ("SMs") 128 SIMD ALUs per core (@1.6 GHz) = 8.1 TFLOPs (180 Watts)



Part 2: accessing memory



Memory

Hardware multi-threading

Terminology

Memory latency

- The amount of time for a memory request (e.g., load, store) from a processor to be serviced by the memory system
- Example: 100 cycles, 100 nsec

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s

Stalls

- A processor "stalls" when it cannot run the next instruction in an instruction stream because of a dependency on a previous instruction.
- Accessing memory is a major source of stalls ld r0 mem[r2]
 ld r1 mem[r3]
 Dependency: cannot execute 'add' instruction until data at mem[r2] and
 mem[r3] have been loaded from memory
- Memory access times ~ 100's of cycles - Memory "access time" is a measure of latency

Review: why do modern processors have caches?



Caches reduce length of stalls (reduce latency)

Processors run efficiently when data is resident in caches Caches reduce memory access latency *



* Caches also provide high bandwidth data transfer to CPU

Prefetching reduces stalls (<u>hides</u> latency)

All modern CPUs have logic for prefetching data into caches

Dynamically analyze program's access patterns, predict what it will access soon

Reduces stalls since data is resident in cache when accessed



Note: Prefetching can also reduce performance if the guess is wrong (hogs bandwidth, pollutes caches)

(more detail later in course)

Multi-threading reduces stalls

- Idea: <u>interleave</u> processing of multiple threads on the same core to hide stalls
- Like prefetching, multi-threading is a latency hiding, not a latency <u>reducing</u> technique





1 Core (1 thread)





1 Core (4 hardware threads)







Throughput computing trade-off



Thread 4 **Elements 24 ... 31**

Potentially increase time to complete work by any system throughput when running multiple threads.

Kayvon's fictitious multi-core chip

16 cores

8 SIMD ALUs per core (128 total)

4 threads per core

16 simultaneous instruction streams

64 total concurrent instruction streams

512 independent pieces of work are needed to run chip with maximal latency hiding ability


GPUs: extreme throughput-oriented processors

NVIDIA GTX 1080 core ("SM")



Source: NVIDIA Pascal Tuning Guide

- = SIMD function unit, control shared across 32 units (1 MUL-ADD per clock)
- Instructions operate on 32 pieces of data at a time (instruction streams called "warps").
- Think: warp = thread issuing 32-wide vector instructions
- Different instructions from up to four warps can be executed simultaneously (simultaneous multi-threading)
- Up to 64 warps are interleaved on the SM (interleaved multi-threading)
- Over 2,048 elements can be processed concurrently by a core

NVIDIA GTX 1080



There are 20 SM cores on the GTX 1080:

That's 40,960 pieces of data being processed concurrently to get maximal latency hiding!

Another example: for review and to check your understanding (if you understand the following sequence you understand this lecture)

Running code on a simple processor

My very simple program: compute sin(x) using Taylor expansion

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
   }
```



My very simple processor: completes one instruction per clock



Review: superscalar execution

Unmodified program

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
          value += sign * numer / denom;
          numer *= x[i] * x[i];
          denom *= (2*j+2) * (2*j+3);
          sign *= -1;
      }
                                   Independent operations in
       result[i] = value;
                                       instruction stream
   }
                               (They are detected by the processor
                               at run-time and <u>may</u> be executed in
                               parallel on execution units 1 and 2)
```

My single core, superscalar processor: executes up to <u>two instructions</u> per clock from <u>a single instruction stream</u>.



Review: multi-core execution (two cores)

Modify program to create two threads of control (two instruction streams)

```
typedef struct {
   int N;
   int terms;
   float* x;
   float* result;
} my_args;
void parallel_sinx(int N, int terms, float* x, float* result) {
    pthread_t thread_id;
    my_args args;
    args.N = N/2;
    args.terms = terms;
    args.x = x;
    args.result = result;
    // launch thread
    pthread_create(&thread_id, NULL, my_thread_start, &args);
    sinx(N - args.N, terms, x + args.N, result + args.N); // do work
    pthread_join(thread_id, NULL);
void my_thread_start(void* thread_arg) {
   my_args* thread_args = (my_args*)thread_arg;
   sinx(args->N, args->terms, args->x, args->result); // do work
```

My dual-core processor: executes one instruction per clock from an instruction stream on each core.



Review: multi-core + superscalar execution

Modify program to create two threads of control (two instruction streams)

```
typedef struct {
   int N;
   int terms;
   float* x;
   float* result;
} my_args;
void parallel_sinx(int N, int terms, float* x, float* result) {
    pthread_t thread_id;
    my_args args;
    args.N = N/2;
    args.terms = terms;
    args.x = x;
    args.result = result;
    // launch thread
    pthread_create(&thread_id, NULL, my_thread_start, &args);
    sinx(N - args.N, terms, x + args.N, result + args.N); // do work
    pthread_join(thread_id, NULL);
void my_thread_start(void* thread_arg) {
   my_args* thread_args = (my_args*)thread_arg;
   sinx(args->N, args->terms, args->x, args->result); // do work
```

My <u>superscalar</u> dual-core processor: executes up to two instructions per clock from an instruction stream on each core.



Review: multi-core (four cores)

Modify program to create many threads of control: (code written in Kayvon's fictitious data-parallel language)

```
void sinx(int N, int terms, float* x, float* result)
{
   // declare independent loop iterations
   forall (int i from 0 to N-1)
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
   }
```

My quad-core processor: executes one instruction per clock from an instruction stream on <u>each</u> core.



Review: four, 8-wide SIMD cores

Observation: program must execute many iterations of the <u>same</u> loop body. Optimization: share instruction stream across execution of multiple iterations (single instruction) multiple data = SIMD)

```
void sinx(int N, int terms, float* x, float* result)
{
   // declare independent loop iterations
   forall (int i from 0 to N-1)
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
   }
```



My SIMD quad-core processor:

executes one 8-wide SIMD instruction per clock

from an instruction stream on <u>each</u> core.



Review: four SIMD, multi-threaded cores

Observation: memory operations have very long latency Solution: hide latency of loading data for one iteration by executing arithmetic instructions from other iterations

```
void sinx(int N, int terms, float* x, float* result)
{
   // declare independent loop iterations
   forall (int i from 0 to N-1)
   {
      float value = x[i];
                                     — Memory load
      float numer = x[1] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
                                        Memory store
         sign *= -1;
      }
      result[i] = value;
```

My <u>multi-threaded</u>, SIMD quad-core processor: executes one SIMD instruction per clock from one instruction stream on <u>each</u> core. But can switch to processing the other instruction stream when faced with a stall.



Summary: four superscalar, SIMD, multi-threaded cores

My <u>multi-threaded</u>, superscalar, SIMD quad-core processor: executes up to two instructions per clock from one instruction stream on each core (in this example: one SIMD instruction + one scalar instruction).

Processor can switch to execute the other instruction stream when faced with stall.









Connecting it all together

Kayvon's simple quad-core processor:

Four cores, two-way multi-threading per core (max eight threads active on chip at once), up to two instructions per clock per core (one of those instructions is 8-wide SIMD)



Thought experiment

- You write a C application that spawns <u>two</u> pthreads
- The application runs on the processor shown below
 - Two cores, two-execution contexts per core, up to instructions per clock, one instruction is an 8-wide SIMD instruction.
- Question: "who" is responsible for mapping your pthreads to the processor's thread execution contexts?

Answer: the operating system

- Question: If you were the OS, how would to assign the two threads to the four available execution contexts?
- **Another question: How would you** assign threads to execution contexts if your C program spawned <u>five</u> pthreads?



Another thought experiment

Task: element-wise multiplication of two vectors A and B **Assume vectors contain millions of elements**

- Load input A[i]
- Load input B[i]
- Compute $A[i] \times B[i]$
- Store result into C[i]

Three memory operations (12 bytes) for every MUL NVIDIA GTX 1080 GPU can do 2560 MULs per clock (@ 1.6 GHz) Need ~50 TB/sec of bandwidth to keep functional units busy (only have 320 GB/sec)

<1% GPU efficiency... but 4.2x faster than eight-core CPU! (3.2 GHz Xeon E5v4 eight-core CPU connected to 76 GB/sec memory bus will exhibit ~3% efficiency on this computation)





Bandwidth limited!

Bandwidth limited!

If processors request data at too high a rate, the memory system cannot keep up. No amount of latency hiding helps this.

Bandwidth is a critical resource

Overcoming bandwidth limits are a common challenge for application developers on throughput-optimized systems.

Hardware specialization

Why does energy efficiency matter?

- General mobile processing rule: the longer a task runs the less power it can use
 - Processor's power consumption is limited by heat generated (efficiency is required for more than just maximizing battery life)



Slide credit: adopted from original slide from M. Shebanow: HPG 2013 keynote

Battery life: chip and case are cool, but want to reduce power consumption to sustain long battery life for given task

> iPhone 6 battery: 7 watt-hours 9.7in iPad Pro battery: 28 watt-hours 15in Macbook Pro: 99 watt-hours

Efficiency benefits of compute specialization

- Rules of thumb: compared to high-quality C code on CPU...
- Throughput-maximized processor architectures: e.g., GPU cores
 - Approximately 10x improvement in perf / watt
 - Assuming code maps well to wide data-parallel execution and is compute bound
- Fixed-function ASIC ("application-specific integrated circuit") - Can approach 100-1000x or greater improvement in perf/watt

 - Clock and - Assuming code is compute bound and and is not floating-point math



Control

24%

Arithmetic

6%

[Source: Chung et al. 2010 , Dally 08]



Efficient Embedded Computing [Dally et al. 08] [Figure credit Eric Chung]

Hardware specialization increases efficiency



[Chung et al. MICRO 2010]

Modern systems use specialized HW for...

- Image/video encode/decode (e.g., H.264, JPG)
- Audio recording/playback
- Voice "wake up" (e.g., Ok Google)
- **Camera** "RAW" processing: processing data acquired by image sensor into images that are pleasing to humans
- Many 3D graphics tasks (rasterization, texture mapping, occlusion using the Z-buffer)
- **Deep network evaluation (Google's Tensor Processing Unit, Apple Neural engine**, etc.)

Middle ground: programmable signal processor (Qualcomm Hexagon)

- **Originally used for audio/LTE support on Qualcomm SoC's**
- Multi-threaded, VLIW DSP
- Third major programmable unit on modern Quaicomm Socs
 - Multi-core CPU
 - Multi-core GPU
 - Hexagon DSP





Example: Google's Pixel Visual Core Programmable "image processing unit" (IPU)

- Each core = 16x16 grid of 16 bit mul-add ALUs
- Google's HotChip 2018 claims:
 ~10-20x more efficient than
 GPU at image processing tasks





Summary: choosing the right tool for the job



~10X more efficient

Easiest to program

Difficult to program (making it easier is active area of research)

Credit Pat Hanrahan for this taxonomy

FPGA/Future reconfigurable HW

ASIC



Video encode/decode, Audio playback, simple camera RAW, neural computations

~100X??? (jury still out)

~100-1000X more efficient

Not programmable + costs 10-100's millions of dollars to design / verify / create

Data movement has high energy cost

- Rule of thumb in mobile system design: always seek to reduce amount of data transferred from memory
 - Earlier in class we discussed minimizing communication to reduce stalls (poor performance). Now, we wish to reduce communication to reduce energy consumption
 - [Sources: Bill Dally (NVIDIA), Tom Olson (ARM)] "Ballpark" numbers
 - Integer op: ~ 1 pJ*
 - Floating point op: ~20 pJ*
 - Reading 64 bits from small local SRAM (1mm away on chip): ~ 26 pJ
 - Reading 64 bits from low power mobile DRAM (LPDDR): ~1200 pJ

Implications

- Reading 10 GB/sec from memory: ~1.6 watts
- Entire power budget for mobile GPU: ~1 watt (remember phone is also running CPU, display, radios, etc.)
- iPhone 6 battery: ~7 watt-hours (note: my Macbook Pro laptop: 99 watt-hour battery)
- **Exploiting locality matters!!!**

* Cost to just perform the logical operation, not counting overhead of instruction decode, load data from registers, etc.



Welcome to cs348K!

- Make sure you are signed up on Piazza so you get announcements
- See website for tonight's reading

Extra slides: (More review)

Which program performs better?

Program 1

```
void add(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] + B[i];
}
void mul(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] * B[i];
}
float* A, *B, *C, *D, *E, *tmp1, *tmp2;
// assume arrays are allocated here
// compute E = D + ((A + B) * C)
add(n, A, B, tmp1);
mul(n, tmp1, C, tmp2);
add(n, tmp2, D, E);</pre>
```

Program 2

```
void fused(int n, float* A, float* B, float* C, float* D, float* E) {
    for (int i=0; i<n; i++)
        E[i] = D[i] + (A[i] + B[i]) * C[i];
}
// compute E = D + (A + B) * C
fused(n, A, B, C, D, E);</pre>
```

(Note: an answer probably needs to state its assumptions.)

More thought questions

Program 1

```
void add(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] + B[i];
}
void mul(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] * B[i];
}
float* A, *B, *C, *D, *E, *tmp1, *tmp2;
// assume arrays are allocated here
// compute E = D + ((A + B) * C)
add(n, A, B, tmp1);
mul(n, tmp1, C, tmp2);
add(n, tmp2, D, E);</pre>
```

Program 2

```
void fused(int n, float* A, float* B, float* C, float* D, float* E) {
    for (int i=0; i<n; i++)
        E[i] = D[i] + (A[i] + B[i]) * C[i];
}
// compute E = D + (A + B) * C
fused(n, A, B, C, D, E);</pre>
```

Which code structuring style would you rather write?

Consider running either of these programs: would support for hardware multi-threading help performance?

